Blog

Uncover the latest PCB innovations, expert insights, and industry trends with PCBX's comprehensive blog. Stay ahead of the curve in PCB design, manufacturing, and assembly.

Printed circuit board Blog - PCBX

PCB Design

The PCB Design Resource Channel is a worthwhile location that provides electronic engineers and designers with top-notch resources and tools to design printed circuit boards. In this section, the latest guides in design, tutorial videos, software tools, example projects, and best practices are organized together for reference on how best to go about optimizing the design process for better work efficiency and product quality.

PCB Design - PCB Expert Manufacturing - PCBX

PCB Resources

Your comprehensive PCB knowledge resource. Explore in-depth guides on PCB design, material selection, fabrication techniques, and industry trends. Empower your PCB expertise today! 

PCB Resources - PCB Expert Manufacturing - PCBX

PCBA Resources

PCBX: Master the art of PCB assembly. Delve into expert guides on PCB assembly processes, techniques, and quality control procedures. Elevate your PCB assembly skills now! 

PCBA Resources - PCB Expert Manufacturing - PCBX

Electromagnetic Interference in PCB Designs

Electromagnetic Interference (EMI) is one of the most difficult and un-negotiable problems in today's circuit design due to the continuous trend of electronic miniaturization, high-speed signal transmission and dense integration of PCB. EMI: Unwanted electromagnetic noise created by high speed switching circuits, power modules, clock signals that spoils the integrity of internal signals and disrupt the normal operation of neighboring electronic equipment. Electromagnetic Compatibility (EMC) on the other hand refers to the ability of a device to operate without causing significant radiation or susceptibility in a complex electromagnetic environment. There are many demanding international regulations for industrial, automotive, medical and consumer electronics products such as FCC, IEC or CISPR standards. If no EMI control measures are taken scientifically at design time, engineers are likely to experience prototype test failures, multiple board revisions, higher costs and delayed product deliveries. The only way to create effective EMI management is to optimize your PCB design processes proactively and consistently, without resorting to post-production shielding and filtering techniques. The article goes in-depth on the basic EMI mechanisms and high-efficiency mitigation strategies used in today's PCB designs.<h3>Core Root Causes of PCB EMI</h3>The majority of the problems of electromagnetic interference (EMI) with PCB are because of unreasonable current return paths and distributed transmission line effects. The typical low-frequency lumped circuits produce no perceptible EMI noise because the length of the traces are far shorter than the wave length of the signal. Almost every modern high-speed PCBs use distributed circuit systems, however. When the signal rise time is very short, and the trace length is also long, the characteristics of ordinary PCB traces will transform into these unexpected antenna structures, resulting in signal reflection, waveform ringing, crosstalk, continuous electromagnetic radiation and so on.Based on the basic principle of electromagnetism, the current of a signal creates a closed circuit with a forward trace current and return current, which always takes the path of least inductance. The area of the current loop is proportional to the intensity of the radiation from EMI. The outer layer microstrip traces emit electromagnetic radiation and radiate in the open air, clearly. Incomplete and split ground planes result in return currents having to pass through loop areas which are much greater than normal, creating intense radiation sources along the "slots". When it comes to real-life tests, the majority of EMC failures are from common-mode noise, which is produced by unbalanced differential traces and ground potential inconsistencies, rather than from conventional differential-mode noise.<img src="https://img.pcbx.com/dev/file/image/article/20260623/5b5bb2e7ba094dcd9f1dadccd1611040.jpg" alt="Core Root Causes of PCB EMI-PCBX" data-href="" style="width: 100%;"/><h3>Key EMI Mitigation Layout Practices</h3>Component Selection and Functional ZoningThe selection of the components is at the heart of low-EMI PCB design and needs to be done with care. In cases of selection of equivalent functional chips, designers should select the chips whose ground and reference pins are evenly spaced. This type of packaging enables lower inductance and shorter return paths for neighboring signal pins, thereby limiting inter-pin noise coupling. On the other hand, high-frequency decoupling capacitors need to be located near the power pins of the IC to reduce switching noise, and bulk capacitors with larger capacitance values are needed to smooth out low-frequency power supply ripples.The most economical means of EMI isolation is functional zoning. The designers must divide the PCB into different zones of noise sources and signal areas. Precision analog sensors, weak-signal amplifiers and sampling circuits are considered as highly sensitive modules, on the other hand high-speed logic chips, clock oscillators and switching power units are regarded as centralized noise sources. Different zones are physically isolated 20 times the trace-to-plane height by a professional design rule to prevent magnetic field coupling. Tightly grouped interconnected components reduce signal traces and prevent distributed line radiation, and physical separation is always better than ground plane separation when it comes to noise suppression.Stackup, Grounding and High-Speed RoutingThe best structure for suppressing EMI in multi-layer PCBs is an integrated and complete reference plane. Embedded stripline routing allows electromagnetic fields to be localized within the dielectric medium, thus confining the field to the dielectric layer, making it appropriate for high speed differential signals, clock signals, and RF circuits. Outer-layer microstrip routing is only recommended for low-speed control lines because there will be unavoidable field leakage. Optimizing return current paths and further reducing loop inductance by reducing the dielectric thickness between signal traces and ground planes to less than 8 mils.Ground planes are not allowed to be split under high-speed traces. In the case of mixed analog and digital design, a single complete ground plane is used with local physical zoning while a single-point star grounding is used to eliminate ground potential difference. Dense ground stitching vias will effectively reduce high frequency plane resonance and field leakage. If signal vias penetrate multiple reference layers, we must also add matched grounding vias to ensure low-impedance return paths around these signal vias. Furthermore, to minimize crosstalk, designers need to adhere to the traditional 3W routing guideline: keep the traces differential in length as short and as tightly coupled as possible; avoid long parallel traces and right-angle bends that result in impedance discontinuity.Supplementary Shielding and Filtering DesignPhysical shielding and passive filtering are important auxiliary measures for those products that have ultra-strict EMC requirements and are required for high precision and high frequency applications. The metal shielding type can be used to wrap the modules with strong electromagnetic radiation, providing electromagnetic radiation shielding and magnetic radiation protection for the inside of the module. Finally, ferrite beads and LC filter networks placed on external connectors may provide excellent filtering of high frequency common mode conducted noise, providing stable and standard compliant signal output.<img src="https://img.pcbx.com/dev/file/image/article/20260623/84f836af63664374a64d6282af42c3fa.jpg" alt="Key EMI Mitigation Layout Practices-PCBX" data-href="" style="width: 100%;"/><h3>Common Pitfalls and Compliance Verification</h3>Typical EMI design issues are placement of decoupling components, lack of stitching vias, unreasonable splitting of the ground plane and mismatching of differential pairs. These small layout issues will cause serious radiation over-limit issues in formal EMC testing. The EMI design flow method is a standardized method which involves pre-layout simulation risk assessment, post-layout electromagnetic field analysis and prototype chamber testing based on FCC and IEC standards. With iterative optimization using test data, expensive board redesigns can be avoided.EMI management in PCB design is a systematic engineering work focusing on source suppression and path optimization. By optimizing the return loop, standardizing the design of the grounding stackup and with the correct scientific layout zoning, electromagnetic radiation and signal crosstalk can be significantly reduced. As electronic product performance continues to improve, the ability to prevent or eliminate EMI has become a major part of the PCB development process and is now essential for creating a high-quality PCB. Professional technical support is required for engineers who are interested in the circuit design with reliability, stability and EMC. PCBX is a trusted PCB solution provider, providing customized stackup design, high-speed layout optimization and EMI verification services to help global customers quickly resolve electromagnetic compatibility issues, and to shorten the time for mass production of products.

Learn proven PCB layout, grounding & stackup strategies to mitigate EMI, pass global EMC standards for high-speed electronics.

How to Effectively Control Electromagnetic Interference in PCB Designs

Ringing is a typical signal integrity issue in the design of a PCB, which refers to the unintended voltage oscillation that occurs when a digital signal transitions from low to high (or high to low). Often used as part of the high-speed clock lines, data traces, switching circuits. A high level of ringing may lead to incorrect logic triggering, increase electromagnetic interference (EMI), damage sensitive equipment and result in system failures. With the development of electronic products to higher speed and higher density, the control of ringing has become an important task for a reliable development of PCB. This article discusses the effects of ringing and provides practical and effective solutions, including circuit design, circuit layout, power management and material selection.<h3>Fundamental Causes of PCB Ringing</h3>The primary sources of ringing are reflection of the signal and parasitic resonance in the transmission lines. There is an inherent inductance and capacitance associated with a PCB trace. If the impedance of the signal source, trace and load are not equal, the signals reflect at the points where they are discontinuous. When incident wave and reflected wave are added together, voltage fluctuations come and go. There are many design defects that exacerbate this situation: excessive signal edges speed up the edges that contain rich high-frequency harmonics; long traces add more parasitic parameters; improper bends cause changes in the impedance; redundant stubs and broken ground planes also change the impedance and increase the chances of oscillation.<img src="https://img.pcbx.com/dev/file/image/article/20260611/602d0462a1384027bbee81c6cfe83d60.jpg" alt="How to Reduce Ringing in PCB Design-PCBX" data-href="" style="width: 100%;"/><h3>Comprehensive Strategies to Minimize Ringing</h3>Use Precise Impedance Matching and Signal TerminationThe simplest ways of reducing reflection and ringing are by impedance matching and terminating. There are two major termination methods that are applicable to various situations. The termination circuit for a series termination is a 22 Ω to 100 Ω resistor directly across the output pin of the driving chip. It is a suitable option for short and medium trace lengths, matches source and trace impedances, and is commonly employed with clock signals and digital I/O lines. Parallel termination is recommended for long single-ended traces. Add a pull-up or pull-down resistor in close proximity to the receiver whose resistance is equal to that of the trace characteristic impedance, which is normally 50 Ω, 75 Ω, or 100 Ω. If differential pairs such as LVDS are used, use a separate differential termination resistor near the receiving end. Be sure to keep all termination resistors close to chip pins, too much stub will add new parasitics and affect performance.Moderately Adjust Signal Slew RateAnother effective signal slew rate adjustment method is available. High frequency ringing can be easily excited by ultra fast rising and falling edges. The non-time-critical signals can have its signal edges smoothed appropriately. A 10pF to 100pF series ceramic capacitor is suitable for filtering high-frequency signals and smoothing out sharp edges on signal lines. The slew rate modes are programmable in most modern MCUs, FPGAs and logic chips. Slow slew rate can be used to reduce ringing without adding any additional components. But it is necessary to have moderate edge slowing. Too long of a transition time will result in timing errors and it will impact normal data communication.Implement PCB Layout and Routing RulesStandardized layout and routing eliminate source ring. The first thing to do is to minimize the length of high-speed signal and clock paths and keep like components together. Secondly, prevent right angle bends and avoid unnecessary stubs on high speed paths. Instead use 45 degree or arc bends and keep trace width constant to keep impedance constant. Third, keep what is considered critical traces above a complete ground plane. A good reference plane not only optimises the signal return path but also reduces the parasitic inductance, crosstalk and keeps oscillations in check. Avoid putting high-speed traces near noise sources like power switches and inductors.Minimize Grounding and Power Decoupling DesignEfficient distribution and grounding are also key factors. Create a decoupling network for all chips. Use the same polarity 0.1 μF high frequency capacitors as close to the power and ground pins as possible to suppress transient currents. Use small high-frequency capacitors and large bulk capacitors on large integrated circuits to deal with noise at various frequencies. Use thick copper traces/groups for ground and power lines instead of thin traces to reduce line impedance. In high-speed areas, beware of split ground planes since they will introduce longer return paths and make ringings worse. A simple RL snubber provides additional damping of parasitic resonance for switching circuits.Choose the Right Components and PCB MaterialsThere is also a significant influence on the ringing performance of the composition of the components. If the device is performing as designed, use devices with moderate switching speeds rather than devices with very high switching speeds. Slower switching components will naturally have less high frequency harmonics and weaker ring. Use low jitter models for oscillators and clock sources for minimising initial signal distortion.The quality of the high frequency signal transmissions depends on the PCB substrate materials. If you use high-speed, high-frequency designs, choose substrates with low dielectric-loss and low dispersion. High dielectric loss materials will cause distortion of signals at high frequencies, and worsen oscillation. In parallel, a reasonable design of the PCB stack-up: stack high-speed signal layer adjacent to ground layer to realize the accurate control of the impedance, so as to avoid mutual influence between high-speed signal layer and ground layer. Do not stack multiple high speed signal layers without ground isolation.<img src="https://img.pcbx.com/dev/file/image/article/20260611/8f643104d2344b138f3bf3995aba981c.jpg" alt="Reasonable Component and PCB Material Selection-PCBX" data-href="" style="width: 100%;"/>Leverage Simulation and Pre-TestingPrior to mass production, take advantage of professional signal integrity simulation tools to test the amplitude of signal reflection and ringing, and trace impedance. Run various termination schemes, routing distances and component parameters to determine possible problems and design optimization before schematic and layout is finalized. Following prototype fabrication, measure real signal waveforms on oscilloscopes, confirm the improvement effect, and adjust component parameters and routing as needed based on the results of the oscilloscope test. Simulations and physical testing complement each other in the process of more effective, targeted ring control.The choice of components and pcb can not be ignored. Use components that have a suitable switching speed rather than simply being after the fastest speed. Low jitter clock sources also contribute to clean original signals. To reduce the distortion of signals, choose low-dielectric-loss PCB substrates for high speed and high frequency applications. In the meantime, come up with a scientific "stack-up" by positioning high-speed signal layers adjacent to ground layers for stable impedance, and noise isolation.Through the above comprehensive applications, designers can achieve significant reduction of signal ring, enhancement of signal quality, reduction of EMI risk, and ensuring long-term stable operation of electronic products. With continuously changing high-speed circuits, now it has become a fundamental skill for PCB engineers to learn about how to suppress ringing. With your trust in reliable, high-performance PCB design and signal integrity optimization services, PCBX is here to provide you with custom and top-notch solutions for your varying design needs.

Explore effective solutions to minimize PCB ringing via impedance matching, routing optimization, component selection and pre-production testing.

How to Reduce Ringing in PCB Design?

Today, all modern electronic devices are carried in a printed circuit board (PCB). While single-layer or double-layer PCBs can be used to make simple electronic modules, multilayer PCBs are used in more compact, fast, and precise electronics like smartphones, industrial control units, and communication devices. In the stacked structure of multilayer PCBs, the inner layers constitute the core components of a circuit, thus affecting its performance, stability and compactness. This article elaborates on the definition, classification, core functions, standard design guidelines and common design pitfalls of PCB inner layers, helping designers grasp the basic logic of multilayer PCB design.<h3>Basic Definition of PCB Inner Layers</h3>The concept of multilayer PCB is a multi-layered sandwich structure that consists of a series of conductive copper layer and insulating FR4 dielectric materials to avoid short circuits in the circuit. All PCB layers have been separated in to outer and inner layers. The upper and lower exposed copper layers are referred to as outer layers, and primarily used for components soldering or surface signal transmission. All the copper layers that are sandwiched between the two outer layers are the inner layers.Inner layers are tightly laminated during PCB manufacturing process, which will be completely isolated from outside environment and can't be directly observed and operated. The number of inner layers can vary with the complexity of the design. The 2-layer and 2-internal layers PCB is the most commonly used, and it is the most suitable PCB for beginner multilayer designing. When high density wiring or high frequency circuits are needed, 6-layer, 8-layer or more inner layers are necessary to meet the performance and space requirements.<img src="https://img.pcbx.com/dev/file/image/article/20260609/c07f91637d3a456ebf65f8f8f5d4e441.jpg" alt="What Is PCB Inner Layer-PCBX" data-href="" style="width: 100%;"/><h3>Main Types and Working Principles of Inner Layers</h3>From the functional point of view, the PCB inner layers are mainly classified into inner signal layers and inner power/ground planes, which work together to ensure the circuit system is able to operate normally.Inner signal layers are additional routing space for electronic signals. They effectively solve the problem of outer layer wiring congestion and are specially applicable to laying high-speed signals like clock signals and data transmission signals. Typically, designers take steps to control the impedance on inner signal layers, which can drastically minimize crosstalk, reflection and EMC (electromagnetic interference) and enhance general signal integrity.Inner power and ground planes are paved with a continuous copper area covering, instead of the signal layer traces. The ground plane supplies the zero potential reference for the circuit throughout and also establishes a low impedance return path for the current, which helps to eliminate circuit noise. The power plane is used to distribute power to ensure stable voltage to prevent load voltage drop and provide continuous and stable power for components. For conventional stackup, power plane and ground plane provide natural electromagnetic shielding for the signal layers.Also, vias are crucial for an inner layer's operation. Vias act as conductive connecting holes to provide electrical conductivity between the layers and between the outer layers and components, and to complete the cross-layer signal and power transmission.<h3>Core Value and Advantages of Inner Layers</h3>Modern PCBs have become popularized inner layers, which allows for miniaturization and a high performance. They are the first to bring the improved space utilization. The outer layers have less space for more complex wiring needs and the inner layers offer additional wiring area for compact circuit design.Secondly, inner layers ensure the best electrical efficiency. Matching design of the power and ground planes will significantly minimize circuit impedances and noise, essential requirements for stable operation of high frequency circuits (&gt;100MHz). Thirdly, the large area copper layer of the inner layers has excellent thermal conductivity, so that the thermal energy generated by high-power components can be rapidly dissipated, and then the stability and service life of the board can be improved. The totally enclosed inner layers, however, prevent erosion of dust and moisture, further helping to increase the reliability of PCBs over time.<img src="https://img.pcbx.com/dev/file/image/article/20260609/a08c954be459439893b93e6ad3906670.jpg" alt="Advantages of Inner Layers-PCBX" data-href="" style="width: 100%;"/><h3>Basic Design Specifications and Common Mistakes</h3>The 4 layer PCB is the most approachable and convenient design for the novice designer and consists of two signal layers, a ground layer and a power layer. This topology is good for minimizing loop inductance and maximizing signal transmission efficiency. Designers must ensure that all copper surfaces of power planes and ground planes are completely covered, minimize the number of breaks in the power and ground planes, and by using an arc or a 135-degree trace, rather than a right angle, to connect devices, will reduce signal loss. Also, vias should be placed reasonably, meaning that several vias are placed in a region of high current to decrease the resistance, and the number of vias is minimized in high-speed signals to prevent signal delay.However, some common design pitfalls need to be avoided. If too many splits are made on power and ground planes, then the current return path will be compromised and there will be more electromagnetic noise. If the signal can't be controlled by impedance, excessive use of vias will cause the signal to be distorted and structural defects to occur. Furthermore, if there is no thermal relief pads for via connection, it will impact the yield and quality of the assembly.Inner layers are the invisible backbone of multilayer PCBs, undertaking core functions such as wiring expansion, power distribution, noise reduction and heat dissipation. Reasonable inner layer design directly determines the signal integrity, stability and service life of the entire circuit system. Mastering inner layer design rules is a basic skill for every professional PCB designer. For high-precision and standardized multilayer PCB production and customized inner layer design solutions, PCBX can provide professional PCB manufacturing service, including one-stop technical support and high-quality assembly and fabrication services to ensure your PCB design is perfectly presented in actual production.

Learn what PCB inner layers are, their types, functions, design rules, and common mistakes for reliable multilayer PCB design.

What Is an Inner Layer in PCB Design?

What is Chip-on-Board (COB) in PCB Design?

Compared to the worldwide trend of miniaturisation, light weight and cost reduction, traditional prepackaged SMD chips are difficult to meet the requirements of compact layout and high heat dissipation of modern LED, wearable, automotive and medical electronics. Chip-on-Board (COB) is a type of electronics packaging that is considered to be in the intermediate stage of packaging, Level 1.5, and has become a mainstream specialized PCB assembly solution. Compared to conventional components that are packaged in plastic or ceramic packages, COB eliminates the need for individual chip packaging, thereby greatly reducing signal path length, maximizing thermal conductivity and conserving board space.<h3>What is Chip-on-Board（COB）?</h3>COB is a more advanced packaging technique which uses cured epoxy to completely encapsulate the chips and electrical connections to make stable electrical contact and to provide physical and chemical protection through fine bonding wires or flip-chip solder bumps, as well as pre-designed PCB bonding pads. COB reduces the amount of raw material waste as lead frames and separate packaging housings are eliminated, and can also reduce the total cost to about one-third that of the conventional packaged chip in mass production. There are two popular design formats for mature designs in use today:Wire-bonding COB: The most common, a mature solution. The inner electrodes of the chips are then bonded to larger bonding pads on the PCB using ultra-fine gold or aluminum micro-wires via ultrasonic bonding, with bare dies glued to specific areas of the PCB. It is essential for PCB designers to carefully select and configure the size and pitch of the pads in accordance with the parameters in the die datasheet, otherwise it will easily cause a broken wire in the production process. All sensitive structures are protected against dust, moisture and mechanical damage by post-bonding epoxy glob-top.<img src="https://img.pcbx.com/dev/file/image/article/20260604/f443f36d447b4e6a937758426ee641c1.jpg" alt="What is Chip-on-Board-PCBX" data-href="" style="width: 100%;"/>Flip-Chip on Board (FCOB): Designed for high frequency and high density circuits. These are upside down, and have prefabricated solder bumps on the contact surfaces. The relevant PCB pads are treated with flux, and flipped chips are reflowed with the other passive components. Its PCB pad design is designed to conform to the modified BGA specification, specifying the bump dimension, which makes it possible to obtain ultra-short signal paths to minimize loss of high-frequency signals.<h3>Seven-Step COB Manufacturing & Adhesive Selection</h3>COB production is a set of seven standardized steps that meet the requirement of PCB design:Substrate preparation: Thoroughly clean the PCB bonding regions and use a special surface plating on the designated regions to prevent cross-contamination in the assembly process.Die attach: Automated pick and place tool is used to dispense selected adhesive and precisely position bare dies, with PCB leaving clear area for any overflow adhesive.Pre-inspection: Ensure that the accuracy of the die is correct to avoid misplacing it.Electrical bonding: Full bonding or full flip-chip reflow to ensure the stability of circuit connections.Encapsulation: Over-coat chips and links with epoxy cured by UV or heat to create protective glob-top chips and links.Multi-aspect testing: Run electrical continuity, visual inspection and temperature cycling tests to screen defective products.Final assembly: Integrate qualified COB PCBs into finished electronic products.There are two common adhesives used to attach the die: Silver conductive glue requires high temperature curing and is applicable to high power MCPCB that has high thermal dissipation requirements; Anaerobic glue is a type of glue that cures under anaerobic (airless) conditions, which are suitable for low power circuits that do not require thermal dissipation.<h3>Important PCB Design Concepts for COB</h3>There are a number of fundamental rules for COB reliability: First, the COB bonding pads are divided into separate blocks with larger copper sizes corresponding to the chip. Second, place dense thermal vias under high power dies to speed heat dissipation and prevent heat sensitive components from hot spots. Third, reduce the length of high-speed signal traces and include ground guard signal traces between analog and digital circuits to minimize the crosstalk and EMI effect. Fourth, provide sufficient air space between COB regions to provide for overflow epoxy during encapsulation. Last but not least, cover the bonding pads with hard gold plating and the rest of the circuit with cost-effective OSP/HASL for performance and cost.<h3>Advantages and the Limitations of COB Technology</h3>BenefitsCOB consumes 30% to 60% less board area than traditional packaged chips in order to achieve the thinner device. Direct contact of the die to the substrate yields highest heat transfer and is dominant for high power LED modules. In mass production, the separation of the packaging is a significant cost reduction. A shorter connecting path reduces parasitic impedance for high-frequency electrical performance and full epoxy encapsulation provides protection from moisture, vibration and chemical erosion.DrawbacksThe cost of small batch prototyping increases with specialized bonding equipment and design knowledge. After epoxying these faulty dies can't be replaced one by one – typically, a whole PCB has to be replaced, increasing the maintenance expense. Even so, passive components such as resistors continue to use the traditional SMT soldering, which restricts the whole board COB application.<img src="https://img.pcbx.com/dev/file/image/article/20260604/32585aea8e61473db90b6e5adefc764d.jpg" alt="" data-href="" style="width: 100%;"/><h3>Core Application Fields</h3>The unique strengths of COB-equipped PCBs have resulted in their wide-spread market coverage in various industry segments. High power LED lighting is the biggest application scenario, and in this case, COB LED is also widely used in aluminum core MCPCB's commercial downlights, stage lighting and automotive headlight modules. COB is used in miniaturization of wearable electronics such as hearing aids and smartwatch control boards for reducing the thickness of the components inside the devices. COB's excellent anti-vibration and broad temperature flexibility are utilized in automotive electronics applications such as ambient light controllers in the car and tire pressure monitoring systems. COB PCB is also used in portable medical testing instruments and compact industrial signal transmitters in order to comply with the industry miniaturization and high reliability requirements.COB is continually developing new products, technologies, and innovations to produce more fine-pitch flip-chip designs and optimized encapsulation solutions. While traditional SMD packaging still plays a dominant role in the majority of low-density circuits, COB is unmatched for high-power, miniaturized and high reliability electronic products in lighting, automotive, medical and new IoT fields. Electronic developers who need professional COB PCB layout validations, COB production and manufacturing feasibility consultant, PCBX delivers one-stop technical support covering PCB layout verification, substrate manufacturing and COB assembly feasibility assessment, helping electronic developers turn COB design concepts into stable mass-produced finished boards efficiently.

Learn what Chip-on-Board (COB) is in PCB design, covering types, manufacturing process, benefits and industrial applications for compact electronic circuit design.

Creepage and Clearance in High-Voltage PCB Design

Creepage distance and clearance distance are two basic design parameters that are critical in high‑voltage printed circuit board (PCB) systems for ensuring electrical safety, insulation reliability and long service life. The two quantifiers are the minimum spatial distance between conductive parts that are at different voltage potentials from each other such that air breakdown, surface tracking, arcing, flashover and insulation failure are prevented. Proper creepage and clearance design is essential for meeting global safety standards as well as for reliable operation in harsh environments in industrial power supplies, automotive power modules, renewable energy converters and high-voltage measurement devices. This article will methodically cover the definitions, influencing factors, industry requirements, practical design guidelines, common challenges and engineering solutions for creepage and clearance, so that designers can produce safe, reliable and manufacturable high-voltage PCB designs.<h3>Core Concepts: Clearance and Creepage</h3>Clearance is the shortest straight line distance through air between two conductive parts. Avoids air breakdown and arcing due to high electric field strength. Clearance is affected by voltage, humidity and altitude. Typical clearances for a 1000V DC circuit under normal atmospheric conditions are approximately 8 mm.The shortest path on the surface of the PCB substrate between conductive elements is called creepage. It is immune to surface tracking due to dust, moisture, flux residue, or corrosion. Under high voltage, contaminants can develop into weak conductive layers that can produce permanent carbonized contacts. Typically, creepage is greater than clearance. In case of a 500 V system, creepage may be required to be 6.4 mm or more, depending on the material and environment.<img src="https://img.pcbx.com/dev/file/image/article/20260602/1518e55c5dac453ba1af04b198703f2a.jpg" alt="Clearance and Creepage-PCBX" data-href="" style="width: 100%;"/><h3>Key Factors Determining Creepage and Clearance Requirements</h3>The minimum creepage and clearance values are not fixed values. The factors that determine them are voltage stress, environment, material characteristics, and application safety levels.Operating Voltage and Overvoltage CategoryLarger insulation spacing is necessary for higher working voltage, peak voltage and impulse surge. The design margin should account for transient overvoltages due to lightning, switching or load changes.Pollution DegreeThe world recognizes four pollution levels:There are international standards for environments which are divided into four pollution degrees: In clean indoor enviroments (Pollution Degree 1), the creepage distances are much shorter than in industrial or humid enviroments (Pollution Degree 2 – 3), where they are much longer to limit tracking due to contamination.Substrate Material and CTIThe Comparative Tracking Index (CTI) is an indication of a material's ability to resist surface tracking. Materials are classified according to their CTI values into Groups I–IIIb. Higher-CTI materials can be used with smaller creepage distances at a given voltage stress. The commonly used FR‑4 for general high voltage use has a CTI of 400 or higher.Altitude CorrectionThe density of air and the strength of the dielectrics both decrease with altitude. Above 3000 m, the clearance of the equipment typically has to be increased to provide the same insulation levels.Insulation TypeThe minimum spacing corresponds to basic insulation, supplementary insulation, double insulation and reinforced insulation. The largest creepage and clearance is needed for reinforced insulation in safety critical applications.<h3>Industry Standards: IPC‑2221 and IEC Series</h3>Designs are mature and are in line with internationally agreed standards for consistent safety performance.IPC‑2221 is the universal PCB design code that offers straightforward tables for creepage and clearance according to voltage, coating and environment. It generally gives 10mm creepage and 8 mm clearance for 1000 V and Pollution Degree 2 and Group II material.Insulation coordination for low and medium voltage systems is covered by IEC 60664‑1. IEC 62368-1 is adopted by many for the safety certification of audio-visual, IT and communication equipment. The most severe standards that apply should be used by designers for market compliance.<h3>Practical Design Rules for High‑Voltage PCBs</h3>To balance safety, layout density and manufacturability, the following rules are based on standard requirements and engineering experience.Define voltage stress and environment firstCheck maximum operating voltage, transient surge and worst case pollution and altitude. All spacing calculations are to be based on these conditions.Choose high-CTI substrate materialsChoose substrates that have good tracking resistance to minimize creepage needs and enhance reliability.Use slots and barriers to extend creepageIn situations where there is limited board space, spaces between the high-voltage traces can provide a long path of surface routing with minimal board area. The effective creepage distance can be increased by several millimeters by adding a narrow slot.Optimize component placement and partitioningPhysically separate high voltage and low voltage areas. Avoid sharp corners and narrow gaps that cause electric‑field concentration. Ensure adequate separation between high voltage pins and copper.Apply conformal coating properlyCoating can be used to achieve better surface insulation and/or reduced creepage in some circumstances. But it can not be used to replace the minimum spacing required by standards, and the process defects must be avoided.Verify with automatic design tools and testingMake use of PCB design software that allows for the enforcement of creepage / clearance rules during design layout. Following the fabrications perform hipot (high potential) and dielectric withstand testing to confirm insulation performance.<img src="https://img.pcbx.com/dev/file/image/article/20260602/ceb5c2fc7a114b3b808450f6a4b1e2dc.jpg" alt="Design Rules for High‑Voltage PCBs-PCBX" data-href="" style="width: 100%;"/>The two fundamental aspects of safely and robustly designing high voltage PCBs are creepage and clearance. They bridge electrical theory, material science, environmental adaptability, and industrial certification. If applied correctly, these parameters help prevent arcing, tracking, short circuit and fire hazards, and ensure products adhere to global safety standards and perform their required functions throughout their life span.PCBX offers high voltage PCB design consultation and manufacturing services to meet strict creepage and clearance control requirements, high CTI materials, precision slotting and conformal coating requirements. PCBX facilitates customers in the process of how to convert their well designed high-voltage products into mass production products with high quality and safety performance, and has rich experience in IPC‑2221 and IEC insulation standards.

Explore critical creepage & clearance specifications for high voltage PCB design, including global standards and proven layout best practices.

DFA Guidelines for PCB Assembly Optimization

The high-performance PCB design is no longer just about electrical correctness and functionality in today's electronic product development. How easy it is to assemble and manufacture a printed circuit board can be crucial to its ultimate success. Design for Assembly (DFA) is a collection of well-known engineering principles that are used to optimize every detail of a design to facilitate automated manufacturing, minimize assembly defects, reduce manual rework, and shorten time-to-market of a product. Many engineering teams experience expensive delays, low first pass rates, and constant design changes just because the principles of DFA are not taken into account until after layout or even after delivery of the file. From schematic capture to the final PCB assembly, integrating DFA throughout the entire workflow is crucial to help bridge the gap between theory and practice. According to industry statistics, if the DFA rules are not followed from the beginning of the design, the total cost of production may be as high as 30%, which makes DFA an essential part of PCB development into the modern world.<h2>Understanding the Unique Value of DFA in PCB Workflows</h2>DFA is very important to differentiate from traditional DFM (Design for Manufacturability). While DFM is more concerned with optimizing bare PCB fabrication processes such as routing, copper thickness and hole design, DFA is more concerned with the whole post-fabrication assembly process, including SMT pick-and-place positioning, reflow soldering, automated optical inspection, and manual rework. The fundamental goal of DFA is to modify the design of the PCB to suit the automated assembly equipment, to replace manual processes and to reduce the most common manufacturing errors such as tombstoning, bridging, under-soldering, and offsetting. From a small batch of prototypes to mass production, it is a great advantage to have a standardized DFA optimization that can help ensure the consistency of the assembly and reliability of the product.<img src="https://img.pcbx.com/dev/file/image/article/20260526/924f768041f94977834f4f4143995a9c.jpg" alt="DFA in PCB Workflows-PCBX" data-href="" style="width: 100%;"/><h2>DFA Optimization Starting from Schematic Design</h2>The key to high quality assembly is not to start in the PCB layout stage, but to start with well optimised schematics. Many latent risks of assembly arise because of unreasonable choices of component and non-standard schematic planning. In the schematic design stage, engineers should always choose the common and off-the-shelf components and not the rare, unique or end-of-life components that create a problem in manufacturing because they are not in sufficient supply. At the same time, decreasing the diversity of components and combining the passive components that have similar specifications can help to simplify the factory inventory management and reduce the cost of programming the assembly line.Another important step in DFA is the creation of a set of standard documents in schematic format. All parts should have consistent part numbers and polarity should be marked on polarised parts such as diodes, LEDs and electrolytic capacitors. Clear and informative schematic labelling helps to avoid placing the part the wrong way round when it is being assembled by an automated machine and helps minimise production inspector judgement errors. Also, during schematic planning, designers must provide test points and positioning fiducials to make sure that layouts are not too tight up later in design.<h2>Key DFA Layout Rules for Assembly Compatibility</h2>The most crucial implementation phase of DFA guidelines is PCB layout, directly affecting the feasibility of assembly and yield. The first is that the spacing of components needs to be carefully adhered to. Small SMT components should be spaced at least 0.5mm apart so as not to cause solder bridging during reflow soldering, and larger power devices should be spaced apart by a sufficient distance for heat dissipation and rework. Avoid placing any components within 5mm of the edge of the board as it may be damaged when depaneling or clamping the fixture.Unified component orientation is an easy, but powerful DFA practice. When all the polarized and mini types are placed in the same direction, the direction of the pick and place nozzles' motion is consistent, which not only improves the production efficiency, but also simplifies the inspection of AOI. Power regulators, power resistors, and other heat generating components should be separated from heat sensitive components so as not to cause uneven heating and damage to the components during soldering for thermal compatibility. The V-scoring and break away tab design, at a reasonable value, are good for panelized production since they allow for easy breaking without fracturing the neighboring components.<h2>Complete BOM Validation and Final DFA Design Review</h2>BOM validation is an essential DFA process that cannot be neglected. According to statistics, BOM mismatches and wrong part specification make up almost 15% of the PCB delays. To prevent parameter mismatches, engineers must carefully cross check part numbers, packages and layout footprint details. Removing legacy parts, installing alternative part options and indicating special part handling requirements for moisture sensitive parts is also required to maintain a smooth assembly flow.<img src="https://img.pcbx.com/dev/file/image/article/20260526/671575de2dee4a60b61838b39c6583ca.jpg" alt="Complete BOM Validation and Final DFA Design Review-PCBX" data-href="" style=""/>The last line of defense before production files are released is a thorough DFA checklist review. The following are all part of this inspection: footprint accuracy, solder mask and silkscreen clarity, test point accessibility, thermal layout rationality, and panelization standardization. This approach to the review process identifies any potential problems before they arise, thus mitigating the need for expensive rework and change of design on site. In actual practice, a systematic integration of DFA can lower the assembly cost by 25% and shorten the total production cycles by 15-20%.DFA is not just a series of “optional” rules, but it is a systematic design thinking approach which permeates the schematic, layout and documentation stages. Considering early integration of DFA helps to avoid inconsistencies between design and manufacture, consolidate assembly quality and increases production scalability. It is important to have professional process support to get standards, high yield and low cost PCB assembly. With one-stop PCB production and assembly solutions, PCBX offers robust and reliable manufacturing solutions that are industry standard and DFA-oriented, as well as helping engineers to create innovative designs into fully qualified products quickly that are ready to market.

Learn how to apply DFA guidelines across PCB workflows from schematic to assembly, boost yield and cut production costs effectively.

DFA Guidelines: Optimizing PCB Design from Schematic to Final Assembly

Balanced Copper Distribution and Copper Weight

Printed circuit boards (PCBs) serve as the backbone of modern electronic systems, making and breaking connections, carrying signals and distributing power. There are several parameters that contribute to the quality of a PCB, two of which are important enough to mention as prerequisites for mechanical stability, electrical performance, manufacturability and long-term reliability: balanced copper distribution and copper weight. They are usually discussed independently, but they really go hand in hand to determine the performance of a PCB under the actual operating and manufacturing conditions. This article will provide insight into their fundamental definitions, real-world implications, design principles, and how they work together to facilitate strong PCB design.<h3>What Is Copper Weight and Why Is It Important?</h3>Copper weight refers to the amount of copper foil used on a PCB layer, and is expressed in ounces of copper per square foot (oz/ft2). One ounce of copper uniformly spread over one square foot equals a nominal thickness of about 1.37 mils (approximately 34.8 μm). The current carrying capacity, thermal dissipation and mechanical strength of the board is directly specified by this specification.The following are a few examples of the various types and applications of standard copper weights:0.5 oz (~17 μm): Fine traces and tight spaces require this in high density interconnect (HDI) boards in inner layers.1 oz (~35 μm): This is the typical thickness used for most general-purpose electronics, which offers a compromise between cost, etchability and performance.2 oz (~70 μm): Recommended for power paths, LED drivers, medium power circuits, and when higher current and heat spreading is required.Heavy copper (3 oz and above 105 μm+): Industrial Controls, Power Converter, Auto Controls, and high reliability equipment.The heavy copper results in a lower resistance, lower voltage drop, higher thermal conductance, and higher current density. But it also calls for extra meticulous manufacturing control, such as longer etching times and wider trace spacing, to prevent electrical shorting and plating defects.<img src="https://img.pcbx.com/dev/file/image/article/20260519/ea4f39dee5134e838e17d5004d3e0ac6.jpg" alt="PCB Copper Weight Standards-PCBX" data-href="" style="width: 100%;"/><h3>Balanced Copper Distribution: Mechanical and Process Stability Key</h3>Balanced copper distribution indicates even distribution throughout the entire distribution layer (even coverage for all layers) and even copper density between the two layers of a layer stack (symmetry between paired layers). The primary objective is to reduce any internal stress that can result from the difference in the coefficient of thermal expansion (CTE) for copper and the dielectric material, such as FR‑4.Differential density of copper causes differential expansion and contraction in high and low copper density areas during lamination, soldering and thermal cycling. This imbalance causes stresses, which result in common failures:Warpage, Bow and Twist: Structural deformations which impede assembly and component placement.Delamination/Blistering: Separation between layers / formation of bubbles that reduces the strength of the board.Uneven Plating/Etching: Over etching in the sparse areas and under etching in the dense areas – Trace defects and unreliable connection.Resin Voids: These are voids that form during the lamination process because of the differential pressure of lamination, which decrease insulation and structural integrity.According to IPC‑6012, the maximum allowable bow and twist is 0.75% for SMT‑assembled boards and 1.5% for non‑SMT boards. These limits may only be respected with a balanced distribution, particularly for high reliability IPC Class 3 applications.<h3>How to Achieve Balanced Copper Distribution</h3>Uniform copper throughout the board can be achieved through the use of practical design techniques:Symmetrical Layer Stack-up: Design the stack-up from the center outwards and mirror layers for a design to ensure copper and dielectric thickness balance.Copper Thieving: Generate nonfunctional copper shapes in low density areas for plating current balancing and for preventing uneven etching.Cross‑hatched Copper Planes: Use mesh patterns for cross hatched copper planes for better resin bonding, mechanical stress reduction, and impedance control.Uniform Trace Layout: &nbsp;Do not bunch up too many copper traces on one layer; spread out the traces across the layer.Copper Filling: Open areas that require balancing of coverage between opposite layers fills with solid or mesh copper.Thicker Board Cores: If you need a higher degree of rigidity and less risk of warping, use boards with a thickness of ≥1 mm.<h3>The Synergy between Copper Weight and Balanced Distribution</h3>Copper weight and balanced distribution are correlated. For these thicker copper layers, more consideration must be paid to the distribution of stress. On the other hand, a well-balanced layout can optimize the use of any copper weight, by providing even current distribution, heat distribution, and quality of the plating.Lighter Copper (0.5-1 oz) is used for high speed designs to provide a level of precision in controlling impedance. Balanced layout minimizes crosstalk and signal skew for high speed designs. Heavy Copper (2-4 oz) for power electronics gives high current handling and symmetry reduces thermal fatigue and structural failure.<h3>Design Best Practices</h3>Compare the weight of copper to current, thermal and density requirements.Care should be taken to keep the stack-up symmetrical, even for cores and prepregs.Balance low density areas with thieving and hatching.Adhere to IPC standards for width, spacing and warpage limits.Run a DFM check and/ or a thermal cycling test to validate designs.Work with manufacturers to meet process capabilities.<img src="https://img.pcbx.com/dev/file/image/article/20260519/58e403e8eb634a1bb95fcf8c3ee02548.jpg" alt="Copper Weight and Balanced Distribution-PCBX" data-href="" style="width: 100%;"/>Copper distribution and weight is not a frivolous feature, it's a critical element of PCB performance and reliability. Copper weight determines the amount of current and heat a board can realistically carry, and balanced distribution provides mechanical stability and manufacturability by keeping the board from warping, delaminating, or having improperly formed traces. Together, they enable PCBs to meet the demands of consumer, industrial, automotive, and high‑reliability systems.Understanding these principles is crucial for designers and engineers striving to create robust and production-ready boards. By careful planning, symmetrical layout and an appropriate choice of copper, failures can be reduced, costs reduced and time to market speeded up.PCBX helps customers achieve these objectives through superior guidance in design, dependable manufacturing services, and the expertise to ensure that your projects are balanced copper distribution and optimal copper weight.

Learn PCB copper weight standards & balanced copper distribution rules to avoid warpage and boost board stability for electronic design.

Balanced Copper Distribution and Copper Weight in PCBs

Design Mistakes that Lead to PCB Assembly Errors

With the development of modern electronic manufacturing process, printed circuit board assembly (PCBA) quality is largely determined by PCB design at the early stage of the production. There are some common assembly problems like tilting, solder bridging, inadequate soldering, and poor paste printing, which may not be the direct fault of the production process, but can be attributed to the unreasonable schematic and layout design of the initial stage. Failure to consider manufacturability in design will significantly add to the complexity of the assembly process, increase defect rates, lengthen production cycles and add rework costs. The most prevalent PCB design problems and their associated assembly issues are addressed and discussed in this article, along with some useful tips for optimizing the design.<h3>Unreasonable Pad Design</h3>The three basic factors that determine the quality of soldering are size, shape and spacing of the pads. The common error is to make pads that are too small to mount on the surface. A narrow pad will allow minimal solder paste to be printed and is susceptible to cold solder joints, component falling off and weak soldering points after reflow soldering.By contrast, oversized pads result in too much solder being deposited and solder bridging between neighboring pins and short circuits. Illegible looking pads and an unequal layout of pads on dual-ended parts are also frequent design flaws. This layout is sure to cause non-uniform solder tension on melting, and give the classic solder tombstoning phenomenon which is an upward lift of one end of chip resistors and capacitors.Also, it is difficult to get the solders to penetrate the layers if the pad openings are not consistent in both top and bottom layers, particularly for through-hole component assembly and for making stable connections. The standard pad size should be determined strictly according to the component datasheet and SMT production capability by the designers.<img src="https://img.pcbx.com/dev/file/image/article/20260514/80d5128efabe4faca6b18a1cbb1bfead.jpg" alt="PCB Assembly Manufacturability-PCBX" data-href="" style="width: 100%;"/><h3>Improper Trace Routing Arrangement</h3>Multiple hidden troubles on PCB assembly arise from disordered trace routing. Firstly, the thin traces and ultra narrow trace spacing make the etching process more cumbersome for production, as well as solder leakage and short circuit in high-density assembly. Excessive parallel traces will also cause signal interference and have an impact on subsequent manual welding and maintenance.Secondly, it will eliminate uniform heat conduction during reflow soldering when the routing is routed directly next to the edges of components and/or in the thermal balance area. If there is poor heat distribution or over heating around the components, the solder may not melt uniformly which further adds to soldering problems. Large area copper pours are another area that many designers fail to consider thermal relief routing. Massive heat accumulates slowly over complete solid copper surfaces to dissipate which results in extended heating times, component heating and soldering batch variations.Furthermore, around connectors and plug-in locations, concentrated dense routing will hinder workers' and automated equipment's smooth plug-in, welding and testing operations, leading to operating space issues during the assembly process.<h3>Failure to FollowComponent Layout Rules</h3>Unstandardized component layout is one of the main sources of assembly errors. If heavy large size parts are placed on one side of the PCB without weight balance design, it will bend and warp during the high temperature soldering process, and cause loose soldering and displacement of the components.Another problem is combining tiny fine pitch chips or chips with very high volume power devices in a small space. There are significantly different peak reflow soldering temperature characteristics for different components. When the concentrated layout is adopted, it is difficult to satisfy the welding temperature requirement of all the components simultaneously due to unbalanced local temperature field.The batch reverse mounting errors are easily caused by placing polarized parts like diodes, electrolytic capacitors and integrated circuits in an unreasonable direction when assembling the product in mass production. In the meantime, attaching sensitive precision parts to near heat-producing power modules will not only impact electrical performance, but also shorten component aging time and raise the failure rates after assembly. Also it is often forgotten that it is necessary to have the assembly clearance reserved, which is necessary for proper placement of the components by placement machines and makes it harder to carry out the glue dispensing and cleaning operations in subsequent stages.<h3>Deficient Manufacturability Considerations</h3>Numerous design schemes are only concerned about electrical performance and disregard the principles of DFM (Design for Manufacturability). Excessive hole depth and small hole diameter cause blind vias and buried vias to be hard to process in traditional assembly plants, which results in problems with hole filling, tin plating, or open circuits.The board outline design is unreasonable and has sharp corners and irregular notches and missing positioning fiducial marks, which will cause positioning deviation in the automatic placement, resulting in overall positioning deviation when assembling the components by the solder paste printing machine. Also, designers rarely leave adequate test points and process edges. Due to the absence of test points, the defective circuits can only be discovered after assembly, which takes a lot of time; insufficient process edges can not satisfy the clamping and transmission requirements of the assembly equipment.There are no unified design rules for multi-layer PCB design. It is an inconsistency of the alignment deviation of the layers which will lead to disorder of the circuit connections inside the layers, which will become apparent only after assembly and will ultimately manifest as the failure of the circuit.<h3>Inappropriate Thermal Management Design</h3>The use of unreasonable thermal layout design will lead to various continuous assembly and use failures. Multiple high power heating elements are concentrated on layout, resulting in overheating at local spots on PCB. High temperature will not only alter the physical properties of the solder joints resulting in desoldering, but also deform the substrate and part the layered boards.If there is no independent heat dissipation copper area and heat dissipation via for heat dissipating components, the heat can not be exported timely. During the reflow soldering process, the local overheating will cause the plastic shell of the components to burn and make the internal core components burn. A single cooling speed design causes the internal stress to be produced in the circuit board, which leads to the occurrence of hidden crack defects in subsequent use, and also causes the cooling speed to be uneven after welding. <img src="https://img.pcbx.com/dev/file/image/article/20260514/b7ff7f6777f042acb6a641cd7abefc0d.jpg" alt="PCB Design Mistakes-PCBX" data-href="" style="width: 100%;"/>When it comes to PCB assembly errors, most of them can be avoided if there are some errors made in the early design stages. The qualified PCB design should start from the premise of electrical performance, and comprehensively integrate SMT assembly technology, production equipment parameters, component characteristics and DFM manufacturability standards. To reduce assembly defects, pad optimization specifications, standardizing trace routing, scientific component layout, perfecting pad auxiliary process design, and improving the thermal balance layout are all crucial steps.The designer must draw up the design concept and make a full process design review before formal production on the board, and communicate with the PCBA manufacturers in time to modify the unreasonable details. The only way to significantly reduce the rate of assembly defects, thereby maintaining product quality throughout manufacture, shorten the manufacturing cycle and effectively control the total cost of electronic products production is to overcome design problems with hidden dangers at the beginning.

Learn common PCB design mistakes that cause assembly errors and follow DFM best practices to improve PCBA yield and reliability.

PCBX.com Resources

Your source for industry knowledge, news, and expert insights

Latest Posts

Article