Blog

Uncover the latest PCB innovations, expert insights, and industry trends with PCBX's comprehensive blog. Stay ahead of the curve in PCB design, manufacturing, and assembly.

Printed circuit board Blog - PCBX

PCB Design

The PCB Design Resource Channel is a worthwhile location that provides electronic engineers and designers with top-notch resources and tools to design printed circuit boards. In this section, the latest guides in design, tutorial videos, software tools, example projects, and best practices are organized together for reference on how best to go about optimizing the design process for better work efficiency and product quality.

PCB Design - PCB Expert Manufacturing - PCBX

PCB Resources

Your comprehensive PCB knowledge resource. Explore in-depth guides on PCB design, material selection, fabrication techniques, and industry trends. Empower your PCB expertise today! 

PCB Resources - PCB Expert Manufacturing - PCBX

PCBA Resources

PCBX: Master the art of PCB assembly. Delve into expert guides on PCB assembly processes, techniques, and quality control procedures. Elevate your PCB assembly skills now! 

PCBA Resources - PCB Expert Manufacturing - PCBX

Within every multilayer printed circuit board, copper provides conduction, but the dielectric layer largely determines how reliably that conduction performs. This insulating composite of resin and glass fabric, positioned between copper layers, is frequently characterized as a passive filler material during early design discussions. In practice, it is among the more consequential variables governing a board's electrical performance, thermal survivability, and mechanical integrity. Signal integrity failures, delamination, and field reliability issues can frequently be traced to dielectric decisions that received insufficient scrutiny at the design stage.<h3>Functional Roles: Isolation, Structural Support, and Impedance Control</h3>At its most fundamental level, the dielectric layer maintains electrical isolation between copper layers, preventing unintended shorts between traces and planes positioned only fractions of a millimeter apart. Beyond isolation, the dielectric also constitutes the board's mechanical foundation. The rigidity, flatness, and dimensional stability of a finished PCB depend substantially on how the dielectric core and prepreg layers are constructed and bonded during lamination. A board built on an inconsistent or poorly matched dielectric stack is more susceptible to warpage during reflow, which subsequently compromises coplanarity for fine-pitch components such as BGAs and QFNs.The dielectric layer also directly governs trace impedance. Because impedance is a function of trace geometry combined with the thickness and permittivity of the dielectric separating a signal trace from its reference plane, variation in dielectric thickness across a panel—even within standard manufacturing tolerance—can shift impedance outside the intended design range. For this reason, controlled-impedance designs require close coordination between the design team and the fabricator regarding dielectric thickness tolerances, not solely copper geometry.<img src="https://img.pcbx.com/dev/file/image/article/20260811/beaf5142a4404fb3bc5c9e6edc2b301b.jpg" alt="PCB Material Selection-PCBX" data-href="" style="width: 100%;"/><h3>Dielectric Constant and Loss Tangent: The Governing Signal Integrity Parameters</h3>Two material properties govern most dielectric-related engineering decisions: dielectric constant (Dk) and dissipation factor (Df), also referred to as loss tangent.Dk determines signal propagation velocity and dictates the trace geometry required to achieve a target impedance. Because Dk does not remain constant across frequency, boards carrying wideband or high-speed digital signals require dielectric materials whose Dk behavior has been characterized across the relevant frequency range, rather than relying on a single nominal datasheet value.Df quantifies the proportion of signal energy the dielectric converts to heat as a signal propagates through it. At lower frequencies, this loss is frequently negligible; however, as data rates and edge rates increase, dielectric loss becomes a meaningful contributor to signal attenuation. On boards with extended trace runs, dense differential pairs, or high-speed converter interfaces, cumulative dielectric loss can erode signal margin before a signal reaches its destination component, making low-Df material selection a significant factor in preserving signal quality.<h3>Thermal Behavior: The Intersection of Material Science and Assembly Reliability</h3>Dielectric materials do not respond uniformly to elevated temperature, a characteristic with direct relevance during reflow. Glass transition temperature (Tg) marks the point at which the resin system transitions from a rigid to a more pliable state, typically ranging from 130°C to 180°C for standard laminates, with high-performance materials rated well beyond this range. Boards subjected to extended exposure near or above Tg—whether through multiple reflow passes or rework operations—face elevated risk of resin softening, which can reduce mechanical support around plated through-holes and increase the likelihood of pad lift on fine-pitch components.A related consideration is coefficient of thermal expansion (CTE). Mismatch between the dielectric's Z-axis expansion and the copper plating within via barrels is a well-documented contributor to via barrel cracking under repeated thermal cycling. This risk is amplified in rigid-flex constructions, where dissimilar material systems expand at different rates during the same thermal event. Assemblies intended for equipment subject to frequent power cycling—test fixtures, industrial controllers, portable instrumentation—warrant particular attention to CTE compatibility between dielectric layers and copper structures, as such assemblies are expected to withstand thousands of thermal cycles over their service life rather than a limited number of reflow passes.<h3>Moisture Sensitivity and Delamination Risk</h3>Dielectric materials also vary considerably in moisture absorption from ambient humidity, a factor with practical implications well before a board reaches reflow. Moisture retained within the laminate can vaporize rapidly during reflow, generating localized pressure that manifests as delamination or blistering, particularly in multilayer boards with substantial internal copper planes near the surface. Boards subjected to uncontrolled storage conditions, or fabricated from dielectric systems known for higher moisture uptake, generally require a pre-bake procedure prior to assembly rather than an assumption that the incoming board is adequately dry.<img src="https://img.pcbx.com/dev/file/image/article/20260811/8a687f870c274be0a9ee9328cf65e4a2.jpg" alt="Tg CTE PCB Reliability-PCBX" data-href="" style="width: 100%;"/><h3>Matching Material Selection to Application Requirements</h3>These considerations do not suggest that every design requires an advanced, low-loss dielectric system. Standard FR-4 formulations remain appropriate for the majority of industrial control and general instrumentation boards, and over-specifying dielectric material introduces cost without a corresponding improvement in reliability or performance. The relevant engineering judgment involves matching material properties to actual application demands: Dk/Df sensitivity for high-speed signal paths, Tg and CTE margin for boards subject to repeated thermal cycling, and moisture management appropriate to material selection and storage conditions. This determination is most effectively made through stack-up review conducted jointly by the design team and the manufacturing partner prior to design release, rather than after a reliability issue emerges in the field.The dielectric layer occupies the intersection of electrical performance, thermal reliability, and mechanical integrity, which is precisely why it merits earlier and more deliberate consideration within the design cycle. Aligning Dk, Df, Tg, CTE, and moisture behavior with the operational demands of a given application reduces the likelihood of signal integrity shortfalls, reflow-related defects, and long-term reliability issues that become substantially more costly to diagnose once a board has entered production.PCBX incorporates dielectric material and stack-up review into design-for-manufacturability discussions with engineering teams at an early stage, supporting material selection decisions aligned with the electrical and thermal requirements of each specific application prior to assembly.

How PCB dielectric material affects signal integrity, thermal reliability, and impedance.

The Role of the PCB Dielectric Layer in Signal Integrity

Ground is frequently treated as an afterthought during schematic capture, a single net that ties every reference point to zero volts. In practice, ground is one of the most consequential decisions an engineer makes, particularly on boards that combine sensitive analog circuitry with fast digital switching. Mixed-signal PCBs, common in instrumentation, sensor interfaces, motor control, and automated test equipment, depend heavily on how well the designer manages the interaction between analog and digital return currents. A board that mismanages this interaction does not always fail outright; more often it works on the bench but exhibits noise, offset drift, or intermittent measurement error that is difficult to trace back to its source.<h3>Why Analog and Digital Ground Behave Differently</h3>The distinction between analog and digital ground is not a matter of voltage level, since both are nominally at zero volts. The distinction lies in the character of the current each path carries. Digital ground supports circuitry that switches current in short, high-slew-rate pulses as logic gates transition and capacitive loads charge and discharge, generating broadband noise at each edge. Analog ground supports circuitry that must preserve a continuous, low-level signal without distortion, such as sensor front ends, precision amplifiers, or the reference path feeding an analog-to-digital converter. Both ground types function as low-impedance copper planes that give return currents a defined path and serve as a stable reference for the signals routed above them, but the demands placed on that reference differ sharply between the two domains.The underlying problem is shared impedance. No real ground plane has zero impedance. When switching current from digital circuitry flows through a path also shared by an analog return current, the digital transient induces a voltage drop across that shared impedance. This voltage appears as noise superimposed on the analog reference and couples directly into the measurement chain, since analog circuits are almost always referenced to ground. The severity of this coupling scales with the switching current's magnitude, its rate of change, and the impedance of the shared path, which is why the problem intensifies as digital clock speeds and edge rates increase. A related effect, sometimes called ground bounce, occurs when a rapid current draw interacts with the parasitic inductance of a trace or plane, producing a momentary voltage wobble that can propagate into nearby sensitive nodes.<img src="https://img.pcbx.com/dev/file/image/article/20260804/84de13a8f2b64893ae2e246322950425.jpg" alt="Analog vs. Digital Ground-PCBX" data-href="" style="width: 100%;"/><h3>Split-Plane Versus Solid-Plane Strategies</h3>Conventional guidance for many years called for physically splitting the ground plane into separate analog and digital regions, joined at a single point near the mixed-signal device. This approach can be effective, but it is easy to apply incorrectly. A split only helps if every trace crossing between the two domains has a return path routed directly beneath it; a trace crossing the gap without that support forces its return current into a long detour around the split. That detour enlarges the current loop, which increases both radiated emissions and susceptibility to external noise, often producing a worse outcome than an unsplit plane would have.For most modern mixed-signal designs, a single continuous ground plane combined with disciplined component placement is the more reliable strategy. Digital devices, their decoupling capacitors, and any switching regulators are grouped together so that high-current return activity stays confined to one region of the board. Analog devices occupy a separate region with short, direct return paths. The point where the two domains meet, typically at a data converter, is handled with attention to how the device's analog and digital pins actually connect to the copper beneath the package. This approach relies on geometry and placement rather than a plane discontinuity, avoiding the return-path hazards a poorly executed split can introduce.<h3>Practical Layout Practices</h3>A number of practices consistently improve mixed-signal ground performance regardless of which topology is used. Component placement should minimize the distance that digital return current must travel, keeping regulators, oscillators, and digital I/O away from sensitive analog input stages. Sensitive analog traces should avoid running directly above or beside digital traces on an adjacent layer, since this creates coupling paths that a solid ground plane alone cannot fully suppress.Decoupling capacitor placement is equally important. Each active device benefits from local decoupling capacitors placed close to its supply pins, connected to ground through a short, low-inductance via. Local decoupling means high-frequency current is supplied close to the device rather than pulled across the board, limiting the noise injected into the surrounding ground structure. Star-point grounding for power returns, distinct from signal ground topology, is worth considering in systems with multiple supply rails, since bringing high-current returns to a single point near the source prevents supply ripple from modulating the analog reference elsewhere on the board.<img src="https://img.pcbx.com/dev/file/image/article/20260804/97e7a859c740407aaf7431c23421d22a.jpg" alt="Ground Strategy as a System-Level Decision-PCBX" data-href="" style="width: 100%;"/>Layer stack-up is another factor that is easy to underestimate. A four-layer or six-layer stack with an uninterrupted ground plane directly adjacent to the signal layers gives every trace a low-impedance return path immediately beneath it, often achieving better noise control than any amount of net separation on a two-layer board. Where layer count and budget allow, dedicating a full layer to ground and positioning it next to the layer carrying the most sensitive analog traces is one of the highest-leverage decisions available during stack-up planning.<h3>Ground Strategy as a System-Level Decision</h3>Managing analog and digital ground cannot be resolved by a single rule applied uniformly across a layout. It requires understanding where switching currents originate, how far they travel, and which nodes are most exposed to the resulting noise. Engineers who treat grounding as a system-level question early in the design process, rather than a net-assignment task left until the end of layout, consistently produce mixed-signal boards with lower noise floors and more repeatable measurement performance.For manufacturers producing mixed-signal boards across varied industrial, life sciences, and test equipment applications, these grounding decisions are also DFM considerations that influence first-pass yield and functional test outcomes, which is why PCBX's engineering review process pays particular attention to ground plane continuity and analog/digital partitioning before a design moves into fabrication.

Learn how to manage analog and digital ground in mixed-signal PCB layout to reduce noise and improve signal integrity.

Analog vs. Digital Ground: A Practical Guide to Mixed-Signal PCB Layout

A printed circuit board can successfully pass all simulations and yet fail on the assembly line. Most costly PCB design errors occur here: where the design and the actual production vary. When creating a design, the first time you design it properly is when you think about how the board will be built, tested, and used in the field.<h3>Component Footprint and Land Pattern Errors</h3>The common mistake and costs associated with this is when the schematic symbol is not consistent with the actual footprint on the board. If the size of the land pattern is too small or too large for the package size, then it can lead to solder bridging or under-wetting during reflow. This is especially a challenge on a fine pitched component such as a QFN or BGA, where the geometry of the pads has very little tolerance. Designers are cautioned to check footprints against manufacturer's datasheets, not against generic library parts, and be sure to check the correct pad size based on the thickness of the solder paste stencil used in the manufacturing process.<h3>Inadequate Component Spacing and Clearance</h3>When the designer is under pressure to reduce the size of the board, components may be closer together than the assembly process can keep them. Taller components may cause shadowing effects during reflow, where the hot air or infrared is being applied to the shorter components and is being blocked from the taller components by the lack of clearance. The close spacing of fine-pitch ICs and other components also allows little room for placement accuracy, which may result in soldering bridges or tombstoning. As a general principle, the clearance should be based on the assembly process being employed, and the deviation from the clearance should be reported as early as possible, not at first article inspection.<img src="https://img.pcbx.com/dev/file/image/article/20260716/62460c765a2a4fe6a059ee05fb131e63.jpg" alt="PCB Assembly Design Errors-PCBX" data-href="" style="width: 100%;"/><h3>Thermal Management Left as an Afterthought</h3>Thermal design is usually considered a post-layout problem instead of beginning design where thermal design can be a constraint. Components may fail prematurely in the field if proper copper pour, thermal vias, or separation from heat-sensitive components are not included. This point is particularly important for power-dense applications like motor drives or power converters, because heat on or close to switching elements can damage capacitors, ICs, etc., in the future. More often than not, it is easier to consider the thermal aspects at layout phase than to add a heatsink at a later stage.<h3>Signal Integrity Planning at High speed</h3>As the clock rates and data rates continue to rise, cosmetic decisions for trace routes become electrically significant. Unmatched trace lengths on differential pairs, routing high-speed signals over split ground planes or placement of vias inappropriately along a critical signal path can cause reflections, crosstalk or timing skew. These problems are frequently not discovered until a board is really loaded and operating, and thus difficult to correlate to some layout decision, and costly to backtrack to. Fixing routing and return-path continuity issues after a layout has been completed requires a lot of engineering time and is a source of headaches during certain classes.Routing and return-path continuity issues can be a headache time sink that can take weeks of engineering time if not planned for upfront.<h3>Panelization and Fiducial Oversights</h3>Late decision of panelization can lead to additional conflicts at the assembly line. A board without proper fiducial markers, or if the spacing between the individual units on a board is inconsistent, will require manual adjustments which will slow throughput and introduce placement variability. Panelization strategy and assembly line planning should not be done as a formality after tooling has been ordered, but rather should be coordinated when the assembly line is first designed.<h3>Silkscreen and Test Point Neglect</h3>As you approach tape-out, it's easy to forget about the silkscreen legends and test point placement, but they come back to bite you in the rear down the road. Unspecified or incorrect polarity marks on parts such as electrolytic capacitors and diodes can increase chances of incorrect component polarity. Boards with inaccessible test points are also slower and less predictable when it comes to in-circuit testing and functional debugging, especially during the initial production volumes, where every second counts to get the product to market.<img src="https://img.pcbx.com/dev/file/image/article/20260716/9165d708791a421398d127bb5aba34bc.jpg" alt="PCB Layout Best Practices-PCBX" data-href="" style="width: 100%;"/><h3>Overlooking Manufacturer-Specific Design Rules</h3>The generic design rule checks (DRC) in the EDA tools are useful for detecting obvious problems (e.g., width of traces, unconnected nets, etc.) but don't consider the specific usability and tolerances of the fabricator that is going to build the board. The minimum trace and space requirements (aspect ratios), as well as copper weight limits, differ from one manufacturing house to another and a design that passed through a generic DRC could still need expensive rework on one particular production line. This gap is closed when the design files are shared with the fabricator before finalizing the design layout, rather than after it is finalized.What is common to all of these pitfalls is that manufacturability and reliability issues are much easier to overcome in the design phase than once fabrication or assembly starts. Placing a habit in the early and repeated review of footprints, thermal risks, signal integrity problems, and DFM conflicts before Gerbers are sent out, tends to result in boards that pass first article inspection without a lot of surprises and get to volume faster.

Avoid costly PCB design mistakes in footprints, spacing, thermal management, and DFM before production.

How to Avoid Pitfalls in PCB Design

How to Reduce Ground Bounce in PCB Assembly

Among all the signal integrity issues of high-speed PCBA production, ground bounce, or simultaneous switching noise (SSN), is one of the most challenging. It's a transient voltage change on ground planes that occurs when a large number of IC input/output pins change logic at once. Ground bounce can cause false logic levels, drift in logic timing, EMI radiation, and sometimes lead to complete system failures – particularly in multi-layer high-frequency boards used in communication, industrial control and consumer electronics applications – where parasitic inductance of ground traces, vias and component leads cause ground bounce. This article combines layout optimization, component assembly specifications, circuit design modifications, manufacturing standards and provides actionable tips for the suppression of ground bounce during PCB manufacturing with a well-balanced technical data and manufacturing guidance.<h3>Root Mechanism of Ground Bounce</h3>The fundamental equation that describes the ground bounce voltage is V = L × di/dt. There is parasitic inductance L present on all conductive paths of PCB. If several outputs switch simultaneously, the transient current flow di/dt produces transient voltages on the ground loop inductance which raises the ground voltage above and below zero volts at the point in question. There are three main reasons behind the severity of the bounces: high loop inductance of the poorly routed power-ground networks; fast slew rates of the devices; and large number of synchronized switching pins. Ground planes are often divided in assembly and long traces for capacitors are used creating even more inductance, and even poorer noise amplitude.<img src="https://img.pcbx.com/dev/file/image/article/20260702/2575410948ba4a0c9f482ed8f99b6380.jpg" alt="Root Mechanism of Ground Bounce-PCBX" data-href="" style="width: 100%;"/><h3>Core Practical Solutions to Mitigate Ground Bounce</h3>Build Low-Impedance Power and Ground Plane StructuresThe first and easiest cure for ground bounce is to reduce loop inductance. In order to ensure multi-layer PCBs have continuous, non-segmented solid ground planes to provide the shortest, lowest-impedance return paths for switching current, the ground planes must be continuous and not sectioned with traces. The ground layers should be placed next to the power layers, and the compact dielectric design creates distributed planar capacitance to ensure a quick transient voltage stabilization.All power and ground is routed short and wide for single or 2-layer boards when no full planes are present, to reduce the trace inductance. Stitch dense vias across ground pours to tie together ground potential and prevent ground islands. Multipin power/ground connections in the package of high-speed ICs provide additional benefit by dividing transient current load and minimize single path inductive noise.Standardize Decoupling Capacitor Placement and AssemblyDecoupling capacitors are the most cost-sensitive anti-bounce component, which acts as a local energy reservoir to take up the current surge caused during switching without contaminating the main ground loop. The small high frequency ceramic capacitors 0201/0402 (0.01μF–0.1μF) should be placed within 1mm of the VCC and GND pins of the IC with no long routing traces. Many parallel grounding vias under each Capacitor pad reduces via inductance and enhances high frequency response.A mixed-value capacitor stack spans over the entire frequency range of noise: small low-value ceramic capacitors are used for handling very fast transients, larger low-ESR MLCCs for voltage droop in the mid-frequency range and bulk electrolytic capacitors for voltage stabilisation in the low-frequency range. If there are layout constraints that do not allow near pin placement, capacitors can be attached to the opposite layer of the board under the targeted ICs to reduce current loop areas. Cold solder joints are eliminated with strict assembly inspection, and will compromise grounding impedance and decoupling performance.Separate Analog and Digital Ground for Mixed-Signal BoardsMixed-signal PCBs include noise-prone digital switching circuits with sensitive analog sensors and amplifiers, where ground bounce is able to couple in to weak analog signals, causing measurement distortion. The standardized assembly layout divides the board into separate digital ground (DGND) and analog ground (AGND) areas where all high-speed switching devices and digital ICs are kept in the DGND areas.The two ground domains are tied together only at a single point at the main power input with a zero-ohm resistor or ferrite bead to prevent high frequency ground bounce from sneeping into analog circuits. Shared high inductance return paths are eliminated and analog module reference voltage remains clean with isolated grounding.Restrict Simultaneous Switching and Control Signal Slew RateThe largest ground bounce peaks occur in mass synchronized I/O switching, which means that hardware and firmware changes help to disperse current surges. The rate of rise or fall of the output signal can be slowed by placing 22–100Ω series damping resistors on the IC output pins, which limits the di/dt. Choose ICs that have adjustable drive strength for their outputs and determine the minimum output drive current required for timing purposes. Firmware optimisation delays switching between multiple channel data buses to prevent simultaneous switching of all data bus pins in bulk.Another aspect of component packaging that affects bounce is the type of package used: BGA and CSP packages have short lead inductance, which reduces the noise sources at the assembly stage.<img src="https://img.pcbx.com/dev/file/image/article/20260702/cd1e48723fb7443dbcb4c7ae6c3fdad5.jpg" alt="Restrict Simultaneous Switching and Control Signal Slew Rate-PCBX" data-href="" style="width: 100%;"/>Optimize Via Layout and Assembly Process ControlsA parasitic inductance is formed by the Vias and a sparse, long Via causes major instability and loss in ground performance. Use arrays of short through-via connections between the grounds of the components or other parts and the ground plane near high-speed switching chips to spread transient current over dozens of parallel conductive paths. Do not use a deep blind or buried via for grounding, as the longer the barrel the more it will increase in inductance.Quality checks after the assembly are a complement: automated optical inspection programs check the full soldering of capacitors and via connectivity, and oscilloscope tests record the ground plane voltage bounces to determine bounce amplitude. Repeated changes of capacitors and capacitor positions reduce noise to acceptable design limits.The process of ground bounce mitigation requires a multi-layer approach of PCB design and manufacturing of the assembly where the emphasis is to minimize loop inductance, maintain a stable ground reference potential and distribute peak switching currents. Together, continuous ground planes, carefully positioned multi-value decoupling capacitors, isolated analog-digital grounding, slew rate control and dense grounding vias work together to effectively suppress ground bounce noise. The rigorous SMD assembly quality control also ensures signal integrity of high-speed electronic hardware.If PCB designers and manufacturers are looking for reliable, high performance PCBA services with optimized signal integrity workflows that will allow them to avoid ground bounce, crosstalk and EMI problems for all high frequency board projects, PCBX delivers customized layout consultation, precision component assembly and full signal integrity testing to eliminate ground bounce, crosstalk and EMI issues for all high-frequency board projects.

Learn practical PCB assembly methods to eliminate ground bounce & SSN, optimize signal integrity for high-speed electronics.

Ringing is a typical signal integrity issue in the design of a PCB, which refers to the unintended voltage oscillation that occurs when a digital signal transitions from low to high (or high to low). Often used as part of the high-speed clock lines, data traces, switching circuits. A high level of ringing may lead to incorrect logic triggering, increase electromagnetic interference (EMI), damage sensitive equipment and result in system failures. With the development of electronic products to higher speed and higher density, the control of ringing has become an important task for a reliable development of PCB. This article discusses the effects of ringing and provides practical and effective solutions, including circuit design, circuit layout, power management and material selection.<h3>Fundamental Causes of PCB Ringing</h3>The primary sources of ringing are reflection of the signal and parasitic resonance in the transmission lines. There is an inherent inductance and capacitance associated with a PCB trace. If the impedance of the signal source, trace and load are not equal, the signals reflect at the points where they are discontinuous. When incident wave and reflected wave are added together, voltage fluctuations come and go. There are many design defects that exacerbate this situation: excessive signal edges speed up the edges that contain rich high-frequency harmonics; long traces add more parasitic parameters; improper bends cause changes in the impedance; redundant stubs and broken ground planes also change the impedance and increase the chances of oscillation.<img src="https://img.pcbx.com/dev/file/image/article/20260611/602d0462a1384027bbee81c6cfe83d60.jpg" alt="How to Reduce Ringing in PCB Design-PCBX" data-href="" style="width: 100%;"/><h3>Comprehensive Strategies to Minimize Ringing</h3>Use Precise Impedance Matching and Signal TerminationThe simplest ways of reducing reflection and ringing are by impedance matching and terminating. There are two major termination methods that are applicable to various situations. The termination circuit for a series termination is a 22 Ω to 100 Ω resistor directly across the output pin of the driving chip. It is a suitable option for short and medium trace lengths, matches source and trace impedances, and is commonly employed with clock signals and digital I/O lines. Parallel termination is recommended for long single-ended traces. Add a pull-up or pull-down resistor in close proximity to the receiver whose resistance is equal to that of the trace characteristic impedance, which is normally 50 Ω, 75 Ω, or 100 Ω. If differential pairs such as LVDS are used, use a separate differential termination resistor near the receiving end. Be sure to keep all termination resistors close to chip pins, too much stub will add new parasitics and affect performance.Moderately Adjust Signal Slew RateAnother effective signal slew rate adjustment method is available. High frequency ringing can be easily excited by ultra fast rising and falling edges. The non-time-critical signals can have its signal edges smoothed appropriately. A 10pF to 100pF series ceramic capacitor is suitable for filtering high-frequency signals and smoothing out sharp edges on signal lines. The slew rate modes are programmable in most modern MCUs, FPGAs and logic chips. Slow slew rate can be used to reduce ringing without adding any additional components. But it is necessary to have moderate edge slowing. Too long of a transition time will result in timing errors and it will impact normal data communication.Implement PCB Layout and Routing RulesStandardized layout and routing eliminate source ring. The first thing to do is to minimize the length of high-speed signal and clock paths and keep like components together. Secondly, prevent right angle bends and avoid unnecessary stubs on high speed paths. Instead use 45 degree or arc bends and keep trace width constant to keep impedance constant. Third, keep what is considered critical traces above a complete ground plane. A good reference plane not only optimises the signal return path but also reduces the parasitic inductance, crosstalk and keeps oscillations in check. Avoid putting high-speed traces near noise sources like power switches and inductors.Minimize Grounding and Power Decoupling DesignEfficient distribution and grounding are also key factors. Create a decoupling network for all chips. Use the same polarity 0.1 μF high frequency capacitors as close to the power and ground pins as possible to suppress transient currents. Use small high-frequency capacitors and large bulk capacitors on large integrated circuits to deal with noise at various frequencies. Use thick copper traces/groups for ground and power lines instead of thin traces to reduce line impedance. In high-speed areas, beware of split ground planes since they will introduce longer return paths and make ringings worse. A simple RL snubber provides additional damping of parasitic resonance for switching circuits.Choose the Right Components and PCB MaterialsThere is also a significant influence on the ringing performance of the composition of the components. If the device is performing as designed, use devices with moderate switching speeds rather than devices with very high switching speeds. Slower switching components will naturally have less high frequency harmonics and weaker ring. Use low jitter models for oscillators and clock sources for minimising initial signal distortion.The quality of the high frequency signal transmissions depends on the PCB substrate materials. If you use high-speed, high-frequency designs, choose substrates with low dielectric-loss and low dispersion. High dielectric loss materials will cause distortion of signals at high frequencies, and worsen oscillation. In parallel, a reasonable design of the PCB stack-up: stack high-speed signal layer adjacent to ground layer to realize the accurate control of the impedance, so as to avoid mutual influence between high-speed signal layer and ground layer. Do not stack multiple high speed signal layers without ground isolation.<img src="https://img.pcbx.com/dev/file/image/article/20260611/8f643104d2344b138f3bf3995aba981c.jpg" alt="Reasonable Component and PCB Material Selection-PCBX" data-href="" style="width: 100%;"/>Leverage Simulation and Pre-TestingPrior to mass production, take advantage of professional signal integrity simulation tools to test the amplitude of signal reflection and ringing, and trace impedance. Run various termination schemes, routing distances and component parameters to determine possible problems and design optimization before schematic and layout is finalized. Following prototype fabrication, measure real signal waveforms on oscilloscopes, confirm the improvement effect, and adjust component parameters and routing as needed based on the results of the oscilloscope test. Simulations and physical testing complement each other in the process of more effective, targeted ring control.The choice of components and pcb can not be ignored. Use components that have a suitable switching speed rather than simply being after the fastest speed. Low jitter clock sources also contribute to clean original signals. To reduce the distortion of signals, choose low-dielectric-loss PCB substrates for high speed and high frequency applications. In the meantime, come up with a scientific "stack-up" by positioning high-speed signal layers adjacent to ground layers for stable impedance, and noise isolation.Through the above comprehensive applications, designers can achieve significant reduction of signal ring, enhancement of signal quality, reduction of EMI risk, and ensuring long-term stable operation of electronic products. With continuously changing high-speed circuits, now it has become a fundamental skill for PCB engineers to learn about how to suppress ringing. With your trust in reliable, high-performance PCB design and signal integrity optimization services, PCBX is here to provide you with custom and top-notch solutions for your varying design needs.

Explore effective solutions to minimize PCB ringing via impedance matching, routing optimization, component selection and pre-production testing.

How to Reduce Ringing in PCB Design?

Today, all modern electronic devices are carried in a printed circuit board (PCB). While single-layer or double-layer PCBs can be used to make simple electronic modules, multilayer PCBs are used in more compact, fast, and precise electronics like smartphones, industrial control units, and communication devices. In the stacked structure of multilayer PCBs, the inner layers constitute the core components of a circuit, thus affecting its performance, stability and compactness. This article elaborates on the definition, classification, core functions, standard design guidelines and common design pitfalls of PCB inner layers, helping designers grasp the basic logic of multilayer PCB design.<h3>Basic Definition of PCB Inner Layers</h3>The concept of multilayer PCB is a multi-layered sandwich structure that consists of a series of conductive copper layer and insulating FR4 dielectric materials to avoid short circuits in the circuit. All PCB layers have been separated in to outer and inner layers. The upper and lower exposed copper layers are referred to as outer layers, and primarily used for components soldering or surface signal transmission. All the copper layers that are sandwiched between the two outer layers are the inner layers.Inner layers are tightly laminated during PCB manufacturing process, which will be completely isolated from outside environment and can't be directly observed and operated. The number of inner layers can vary with the complexity of the design. The 2-layer and 2-internal layers PCB is the most commonly used, and it is the most suitable PCB for beginner multilayer designing. When high density wiring or high frequency circuits are needed, 6-layer, 8-layer or more inner layers are necessary to meet the performance and space requirements.<img src="https://img.pcbx.com/dev/file/image/article/20260609/c07f91637d3a456ebf65f8f8f5d4e441.jpg" alt="What Is PCB Inner Layer-PCBX" data-href="" style="width: 100%;"/><h3>Main Types and Working Principles of Inner Layers</h3>From the functional point of view, the PCB inner layers are mainly classified into inner signal layers and inner power/ground planes, which work together to ensure the circuit system is able to operate normally.Inner signal layers are additional routing space for electronic signals. They effectively solve the problem of outer layer wiring congestion and are specially applicable to laying high-speed signals like clock signals and data transmission signals. Typically, designers take steps to control the impedance on inner signal layers, which can drastically minimize crosstalk, reflection and EMC (electromagnetic interference) and enhance general signal integrity.Inner power and ground planes are paved with a continuous copper area covering, instead of the signal layer traces. The ground plane supplies the zero potential reference for the circuit throughout and also establishes a low impedance return path for the current, which helps to eliminate circuit noise. The power plane is used to distribute power to ensure stable voltage to prevent load voltage drop and provide continuous and stable power for components. For conventional stackup, power plane and ground plane provide natural electromagnetic shielding for the signal layers.Also, vias are crucial for an inner layer's operation. Vias act as conductive connecting holes to provide electrical conductivity between the layers and between the outer layers and components, and to complete the cross-layer signal and power transmission.<h3>Core Value and Advantages of Inner Layers</h3>Modern PCBs have become popularized inner layers, which allows for miniaturization and a high performance. They are the first to bring the improved space utilization. The outer layers have less space for more complex wiring needs and the inner layers offer additional wiring area for compact circuit design.Secondly, inner layers ensure the best electrical efficiency. Matching design of the power and ground planes will significantly minimize circuit impedances and noise, essential requirements for stable operation of high frequency circuits (&gt;100MHz). Thirdly, the large area copper layer of the inner layers has excellent thermal conductivity, so that the thermal energy generated by high-power components can be rapidly dissipated, and then the stability and service life of the board can be improved. The totally enclosed inner layers, however, prevent erosion of dust and moisture, further helping to increase the reliability of PCBs over time.<img src="https://img.pcbx.com/dev/file/image/article/20260609/a08c954be459439893b93e6ad3906670.jpg" alt="Advantages of Inner Layers-PCBX" data-href="" style="width: 100%;"/><h3>Basic Design Specifications and Common Mistakes</h3>The 4 layer PCB is the most approachable and convenient design for the novice designer and consists of two signal layers, a ground layer and a power layer. This topology is good for minimizing loop inductance and maximizing signal transmission efficiency. Designers must ensure that all copper surfaces of power planes and ground planes are completely covered, minimize the number of breaks in the power and ground planes, and by using an arc or a 135-degree trace, rather than a right angle, to connect devices, will reduce signal loss. Also, vias should be placed reasonably, meaning that several vias are placed in a region of high current to decrease the resistance, and the number of vias is minimized in high-speed signals to prevent signal delay.However, some common design pitfalls need to be avoided. If too many splits are made on power and ground planes, then the current return path will be compromised and there will be more electromagnetic noise. If the signal can't be controlled by impedance, excessive use of vias will cause the signal to be distorted and structural defects to occur. Furthermore, if there is no thermal relief pads for via connection, it will impact the yield and quality of the assembly.Inner layers are the invisible backbone of multilayer PCBs, undertaking core functions such as wiring expansion, power distribution, noise reduction and heat dissipation. Reasonable inner layer design directly determines the signal integrity, stability and service life of the entire circuit system. Mastering inner layer design rules is a basic skill for every professional PCB designer. For high-precision and standardized multilayer PCB production and customized inner layer design solutions, PCBX can provide professional PCB manufacturing service, including one-stop technical support and high-quality assembly and fabrication services to ensure your PCB design is perfectly presented in actual production.

Learn what PCB inner layers are, their types, functions, design rules, and common mistakes for reliable multilayer PCB design.

What Is an Inner Layer in PCB Design?

What is Chip-on-Board (COB) in PCB Design?

Compared to the worldwide trend of miniaturisation, light weight and cost reduction, traditional prepackaged SMD chips are difficult to meet the requirements of compact layout and high heat dissipation of modern LED, wearable, automotive and medical electronics. Chip-on-Board (COB) is a type of electronics packaging that is considered to be in the intermediate stage of packaging, Level 1.5, and has become a mainstream specialized PCB assembly solution. Compared to conventional components that are packaged in plastic or ceramic packages, COB eliminates the need for individual chip packaging, thereby greatly reducing signal path length, maximizing thermal conductivity and conserving board space.<h3>What is Chip-on-Board（COB）?</h3>COB is a more advanced packaging technique which uses cured epoxy to completely encapsulate the chips and electrical connections to make stable electrical contact and to provide physical and chemical protection through fine bonding wires or flip-chip solder bumps, as well as pre-designed PCB bonding pads. COB reduces the amount of raw material waste as lead frames and separate packaging housings are eliminated, and can also reduce the total cost to about one-third that of the conventional packaged chip in mass production. There are two popular design formats for mature designs in use today:Wire-bonding COB: The most common, a mature solution. The inner electrodes of the chips are then bonded to larger bonding pads on the PCB using ultra-fine gold or aluminum micro-wires via ultrasonic bonding, with bare dies glued to specific areas of the PCB. It is essential for PCB designers to carefully select and configure the size and pitch of the pads in accordance with the parameters in the die datasheet, otherwise it will easily cause a broken wire in the production process. All sensitive structures are protected against dust, moisture and mechanical damage by post-bonding epoxy glob-top.<img src="https://img.pcbx.com/dev/file/image/article/20260604/f443f36d447b4e6a937758426ee641c1.jpg" alt="What is Chip-on-Board-PCBX" data-href="" style="width: 100%;"/>Flip-Chip on Board (FCOB): Designed for high frequency and high density circuits. These are upside down, and have prefabricated solder bumps on the contact surfaces. The relevant PCB pads are treated with flux, and flipped chips are reflowed with the other passive components. Its PCB pad design is designed to conform to the modified BGA specification, specifying the bump dimension, which makes it possible to obtain ultra-short signal paths to minimize loss of high-frequency signals.<h3>Seven-Step COB Manufacturing & Adhesive Selection</h3>COB production is a set of seven standardized steps that meet the requirement of PCB design:Substrate preparation: Thoroughly clean the PCB bonding regions and use a special surface plating on the designated regions to prevent cross-contamination in the assembly process.Die attach: Automated pick and place tool is used to dispense selected adhesive and precisely position bare dies, with PCB leaving clear area for any overflow adhesive.Pre-inspection: Ensure that the accuracy of the die is correct to avoid misplacing it.Electrical bonding: Full bonding or full flip-chip reflow to ensure the stability of circuit connections.Encapsulation: Over-coat chips and links with epoxy cured by UV or heat to create protective glob-top chips and links.Multi-aspect testing: Run electrical continuity, visual inspection and temperature cycling tests to screen defective products.Final assembly: Integrate qualified COB PCBs into finished electronic products.There are two common adhesives used to attach the die: Silver conductive glue requires high temperature curing and is applicable to high power MCPCB that has high thermal dissipation requirements; Anaerobic glue is a type of glue that cures under anaerobic (airless) conditions, which are suitable for low power circuits that do not require thermal dissipation.<h3>Important PCB Design Concepts for COB</h3>There are a number of fundamental rules for COB reliability: First, the COB bonding pads are divided into separate blocks with larger copper sizes corresponding to the chip. Second, place dense thermal vias under high power dies to speed heat dissipation and prevent heat sensitive components from hot spots. Third, reduce the length of high-speed signal traces and include ground guard signal traces between analog and digital circuits to minimize the crosstalk and EMI effect. Fourth, provide sufficient air space between COB regions to provide for overflow epoxy during encapsulation. Last but not least, cover the bonding pads with hard gold plating and the rest of the circuit with cost-effective OSP/HASL for performance and cost.<h3>Advantages and the Limitations of COB Technology</h3>BenefitsCOB consumes 30% to 60% less board area than traditional packaged chips in order to achieve the thinner device. Direct contact of the die to the substrate yields highest heat transfer and is dominant for high power LED modules. In mass production, the separation of the packaging is a significant cost reduction. A shorter connecting path reduces parasitic impedance for high-frequency electrical performance and full epoxy encapsulation provides protection from moisture, vibration and chemical erosion.DrawbacksThe cost of small batch prototyping increases with specialized bonding equipment and design knowledge. After epoxying these faulty dies can't be replaced one by one – typically, a whole PCB has to be replaced, increasing the maintenance expense. Even so, passive components such as resistors continue to use the traditional SMT soldering, which restricts the whole board COB application.<img src="https://img.pcbx.com/dev/file/image/article/20260604/32585aea8e61473db90b6e5adefc764d.jpg" alt="" data-href="" style="width: 100%;"/><h3>Core Application Fields</h3>The unique strengths of COB-equipped PCBs have resulted in their wide-spread market coverage in various industry segments. High power LED lighting is the biggest application scenario, and in this case, COB LED is also widely used in aluminum core MCPCB's commercial downlights, stage lighting and automotive headlight modules. COB is used in miniaturization of wearable electronics such as hearing aids and smartwatch control boards for reducing the thickness of the components inside the devices. COB's excellent anti-vibration and broad temperature flexibility are utilized in automotive electronics applications such as ambient light controllers in the car and tire pressure monitoring systems. COB PCB is also used in portable medical testing instruments and compact industrial signal transmitters in order to comply with the industry miniaturization and high reliability requirements.COB is continually developing new products, technologies, and innovations to produce more fine-pitch flip-chip designs and optimized encapsulation solutions. While traditional SMD packaging still plays a dominant role in the majority of low-density circuits, COB is unmatched for high-power, miniaturized and high reliability electronic products in lighting, automotive, medical and new IoT fields. Electronic developers who need professional COB PCB layout validations, COB production and manufacturing feasibility consultant, PCBX delivers one-stop technical support covering PCB layout verification, substrate manufacturing and COB assembly feasibility assessment, helping electronic developers turn COB design concepts into stable mass-produced finished boards efficiently.

Learn what Chip-on-Board (COB) is in PCB design, covering types, manufacturing process, benefits and industrial applications for compact electronic circuit design.

Creepage and Clearance in High-Voltage PCB Design

Creepage distance and clearance distance are two basic design parameters that are critical in high‑voltage printed circuit board (PCB) systems for ensuring electrical safety, insulation reliability and long service life. The two quantifiers are the minimum spatial distance between conductive parts that are at different voltage potentials from each other such that air breakdown, surface tracking, arcing, flashover and insulation failure are prevented. Proper creepage and clearance design is essential for meeting global safety standards as well as for reliable operation in harsh environments in industrial power supplies, automotive power modules, renewable energy converters and high-voltage measurement devices. This article will methodically cover the definitions, influencing factors, industry requirements, practical design guidelines, common challenges and engineering solutions for creepage and clearance, so that designers can produce safe, reliable and manufacturable high-voltage PCB designs.<h3>Core Concepts: Clearance and Creepage</h3>Clearance is the shortest straight line distance through air between two conductive parts. Avoids air breakdown and arcing due to high electric field strength. Clearance is affected by voltage, humidity and altitude. Typical clearances for a 1000V DC circuit under normal atmospheric conditions are approximately 8 mm.The shortest path on the surface of the PCB substrate between conductive elements is called creepage. It is immune to surface tracking due to dust, moisture, flux residue, or corrosion. Under high voltage, contaminants can develop into weak conductive layers that can produce permanent carbonized contacts. Typically, creepage is greater than clearance. In case of a 500 V system, creepage may be required to be 6.4 mm or more, depending on the material and environment.<img src="https://img.pcbx.com/dev/file/image/article/20260602/1518e55c5dac453ba1af04b198703f2a.jpg" alt="Clearance and Creepage-PCBX" data-href="" style="width: 100%;"/><h3>Key Factors Determining Creepage and Clearance Requirements</h3>The minimum creepage and clearance values are not fixed values. The factors that determine them are voltage stress, environment, material characteristics, and application safety levels.Operating Voltage and Overvoltage CategoryLarger insulation spacing is necessary for higher working voltage, peak voltage and impulse surge. The design margin should account for transient overvoltages due to lightning, switching or load changes.Pollution DegreeThe world recognizes four pollution levels:There are international standards for environments which are divided into four pollution degrees: In clean indoor enviroments (Pollution Degree 1), the creepage distances are much shorter than in industrial or humid enviroments (Pollution Degree 2 – 3), where they are much longer to limit tracking due to contamination.Substrate Material and CTIThe Comparative Tracking Index (CTI) is an indication of a material's ability to resist surface tracking. Materials are classified according to their CTI values into Groups I–IIIb. Higher-CTI materials can be used with smaller creepage distances at a given voltage stress. The commonly used FR‑4 for general high voltage use has a CTI of 400 or higher.Altitude CorrectionThe density of air and the strength of the dielectrics both decrease with altitude. Above 3000 m, the clearance of the equipment typically has to be increased to provide the same insulation levels.Insulation TypeThe minimum spacing corresponds to basic insulation, supplementary insulation, double insulation and reinforced insulation. The largest creepage and clearance is needed for reinforced insulation in safety critical applications.<h3>Industry Standards: IPC‑2221 and IEC Series</h3>Designs are mature and are in line with internationally agreed standards for consistent safety performance.IPC‑2221 is the universal PCB design code that offers straightforward tables for creepage and clearance according to voltage, coating and environment. It generally gives 10mm creepage and 8 mm clearance for 1000 V and Pollution Degree 2 and Group II material.Insulation coordination for low and medium voltage systems is covered by IEC 60664‑1. IEC 62368-1 is adopted by many for the safety certification of audio-visual, IT and communication equipment. The most severe standards that apply should be used by designers for market compliance.<h3>Practical Design Rules for High‑Voltage PCBs</h3>To balance safety, layout density and manufacturability, the following rules are based on standard requirements and engineering experience.Define voltage stress and environment firstCheck maximum operating voltage, transient surge and worst case pollution and altitude. All spacing calculations are to be based on these conditions.Choose high-CTI substrate materialsChoose substrates that have good tracking resistance to minimize creepage needs and enhance reliability.Use slots and barriers to extend creepageIn situations where there is limited board space, spaces between the high-voltage traces can provide a long path of surface routing with minimal board area. The effective creepage distance can be increased by several millimeters by adding a narrow slot.Optimize component placement and partitioningPhysically separate high voltage and low voltage areas. Avoid sharp corners and narrow gaps that cause electric‑field concentration. Ensure adequate separation between high voltage pins and copper.Apply conformal coating properlyCoating can be used to achieve better surface insulation and/or reduced creepage in some circumstances. But it can not be used to replace the minimum spacing required by standards, and the process defects must be avoided.Verify with automatic design tools and testingMake use of PCB design software that allows for the enforcement of creepage / clearance rules during design layout. Following the fabrications perform hipot (high potential) and dielectric withstand testing to confirm insulation performance.<img src="https://img.pcbx.com/dev/file/image/article/20260602/ceb5c2fc7a114b3b808450f6a4b1e2dc.jpg" alt="Design Rules for High‑Voltage PCBs-PCBX" data-href="" style="width: 100%;"/>The two fundamental aspects of safely and robustly designing high voltage PCBs are creepage and clearance. They bridge electrical theory, material science, environmental adaptability, and industrial certification. If applied correctly, these parameters help prevent arcing, tracking, short circuit and fire hazards, and ensure products adhere to global safety standards and perform their required functions throughout their life span.PCBX offers high voltage PCB design consultation and manufacturing services to meet strict creepage and clearance control requirements, high CTI materials, precision slotting and conformal coating requirements. PCBX facilitates customers in the process of how to convert their well designed high-voltage products into mass production products with high quality and safety performance, and has rich experience in IPC‑2221 and IEC insulation standards.

Explore critical creepage & clearance specifications for high voltage PCB design, including global standards and proven layout best practices.

PCBX.com Resources

Your source for industry knowledge, news, and expert insights

Latest Posts

Article